Physics Challenges Facing the Semiconductor Industry

Based on the

International Technology Roadmap for Semiconductors

Alain C. Diebold



Acknowledgements

- PY Hung, Hugo Celio, Jimmy Price
- Mark Bohr Intel
- Novjot Chhabra and Ken Monnig
- ITRS Metrology US and International TWGs

References

- International Technology Roadmap for Semiconductors
- HJ Levinson, Principles of Lithography
- C Steinbruchel and BL Chin Copper Interconnect Technology
- SM Sze High Speed Semiconductor Devices
- How CMOS works <u>http://tech-www.informatik.uni-hamburg.de/applets/cmos/cmosdemo.html</u>
- Fabrication Process http://jas.eng.buffalo.edu/education/fab/invFab/



AGENDA

- The ITRS Challenge
- Litho Processes and Metrology
- FEP Processes and Metrology
- Interconnect Processes and Metrology
- Materials Characterization



Terminology 0.065 µm High-performance Micro- Processor Pitch pitch = Тор distance between View Side View closest spaced metal interconnect lines at first level of DRAM CD FIB 9.0kV x15.0k SE Gate drain source **Figure courtesy Bryan Tracy** INTERNATIONAL **Transistor SEMATECH**

CMOS Inverter Complementary Metal Oxide Semiconductor Field Effect Transistor



Digital -- 0 and 1 At $V_{in} = 0$, $V_{out}/V_{DD} = 1$ As input voltage V_{in} goes from 0 to 1 = $V_{in}/V_{DD} \Rightarrow V_{out}/V_{DD} = 1$



 $I_{dsat} = (W/2L_g) (3.9K_oA) (T_{EOT,INV})^{-1} \mu_{eff} (V_G - V_T)^2 (long-channel, ideal)$



CMOS What it looks like

CMOS Inverter FABRICATION Completed



Side View

http://jas.eng.buffalo.edu/education/fab/invFab/ See the process in action



Terminology 0.065 µm High-performance Micro- Processor Pitch pitch = Тор distance between View Side View closest spaced metal interconnect lines at first level of DRAM CD FIB 9.0kV x15.0k SE Gate drain source **Figure courtesy Bryan Tracy** INTERNATIONAL **Transistor SEMATECH**



Goal: Increase Speed by 2x Speed/2-2.5 years

Actual Scaling Acceleration. Or Equivalent Scaling Innovation Needed to maintain historical trend

MPU Clock Frequency Historical Trend:

Gate Scaling, **Transistor Design** contributed ~ 17-19%/year

Architectural Design innovation contributed additional ~ 21-13%/year 28

International Technology Roadmap for Semiconductors

Transistor and Interconnect Delays



From ITRS and Mark Bohr (Intel) Figure from IBM

Speed of Transistor

Transistor Gate Delay, τ , decreases as CD decreases but Gate Dielectric must also decrease in thickness.

 $\tau = C_{\text{load}} V dd / I dsat$ $C_{\text{load}} = Cox + C$ $V dd \quad \text{power supply voltage}$ $I dsat \quad \text{saturation Drive current}$ $I dsat \quad \text{as Lg gate length}$

Sounds Easy

- Just decrease the Gate length &/or increase mobility

TROUBLE As dielectric thickness decreases leakage current increases

 $I_{dsat} = (W/2L_g) (3.9K_oA) (T_{EOT,INV})^{-1} \mu_{eff} (V_G - V_T)^2 (long-channel, ideal)$

High Volume IC s use CMOS w/ Locally Strained Si Strained Si substrates not used

PMOS Compressive Strain increased hole mobility 45 nm NMOS Tensile Stress SiN Layer increased electron mobility

From T. Ghani, et. al., IEDM 2003, p 978. Courtesy Intel Not for reproduction

Problem Leakage Current Increases as SiO₂ Gate Dielectric thickness decreases

Near Term Solution New Materials

Dielectric Material Poly Si Gate Transistor Channel w/ Strained Si

NiSi 35nm

Q. Ziang, et al., AMD **VLSI 2003** NMOS w/Strained Si

w/ High k w/ Metal Gate

GL = 25 to 35 nm

EOT = 1.3 nmSOI Si channel = 8.5 - 10 nm.

PMOS Idsat = 789 μ A/ μ m @ Vgs - Vt = $1.25 \text{ V} + \text{V}_{dd} = 1.5 \text{ V}$

NMOS Idsat = $1006 \mu A/\mu m$ @ Vgs - Vt = $1.3 V + V_{dd} = 1.5 V.$

Long Term Solution New Type of Transistor & Wafer

Bulk MOSFET

Partially-Depleted SOI

Ultra-Thin Body SOI

SOI Evolution courtesy SOITEC

IC R&D in Nano Transistors

VS

 $\begin{array}{l} \textbf{GL} = \textbf{6} \ \textbf{nm} \\ \textbf{EOT} = 1.2 \ \textbf{nm} \\ \textbf{SOI Si channel} = 4.6 \ \textbf{nm} \\ \textbf{PMOS Idsat} = 130 \ \mu \textbf{A} / \mu \textbf{m} \\ @ \ Vgs - Vt = 1.65 \\ V + V_{dd} = 1.5 \ V \end{array}$

Bruce Doris IBM IEDM 2002 and 2003

source Gate drain P-Ge SiOx i-Ge p-Si Core

p-Si core/i-Ge/SiO_x/p-Ge GL = 1500 nmEOT ~ 0.4nm $Idsat = 1 \mu A/\mu m$ @ V_{dd} = 1 V

How do we compare Nano-Tech Transistors with Conventional Transistors?

Current flow

ITRS requires high performance transistors for the next 15 years have a current of from ~ 1 to ~ 2 x 10^{-3} amp/µm

NMOS ~ 1mA / μm PMOS ~ 0.5 to 0.7 mA / μm

Saturation Current is normalized by gate width W

1 milli-amp of current/ μm needed to meet performance requirements

 1×10^{-3} amps = 200 nanowire transistors x 5000 nano Amps/transistor

This would require 200 nanowires in 1 micron width = 50 nm / nanowire with $Idsat = ~ 5 \,\mu A/\mu m$ of each nanowire transistor @ $1V_{dd}$ ^{Or} 1000 nano Amps/transistor x 1000 nanowire transistors with 10 nm space With $Idsat = ~ 1 \,\mu A/\mu m$ ------ an impossible pitch

Interconnect Delay :LOCAL LINE SCALING

Local conductor lines get smaller in cross-section, spacing <u>& length</u>.

RC Delay
$$\cong \rho \epsilon \frac{L^2}{w^2}$$
 Both L&W Scale \cong the Same

Thanks to Novjot Chhabra

Interconnect Delay :GLOBAL LINE SCALING

Global conductor lines getting smaller in cross-section but <u>NOT</u> in length. Signal delay is growing exponentially!

THE PROBLEM IS RC - HOW FAR CAN YOU GO?

A Theoretical Ideal

| Aluminum | (alloy) >>> | Copper, | R reduction of |
|------------------------|-------------|---------|----------------|
| Resistivity | 3.2 | 1.8 | 1.8 x |
| SiO2 >>; | >>>>>>>>>>> | Air, | C reduction of |
| Dielectric Constant | 4.2 | 1.0 | 4.2 x |

RC Reduction of 7.5

Thanks to Novjot Chhabra

MODELED EFFECTIVE DIELECTRIC CONSTANTS

| If bulk dielectric = 2.6 (SiLK*) | then | k _{eff} | = 2.94 |
|----------------------------------|------|-------------------------|--------|
| If bulk dielectric = 2.2 | then | k _{eff} | = 2.57 |
| If bulk dielectric = 1.5 | then | k _{eff} | = 1.96 |
| If bulk dielectric = 1.0 (Air) | then | k _{eff} | = 1.5 |

* SiLK Semiconductor Dielectric, Trademark of the Dow Chemical Company

Thanks to Novjot Chhabra

ITRS Challenge

| | | K | | | | | |
|--|--|--------|------|-------|-------|-------|-------|
| | 2001 | 2002 | 2004 | 2007 | 2010 | 2013 | 2016 |
| Leading Production Technology Node = DRAM ½ Pitch | 130 nm | 115 nm | 90nm | 65 nm | 45 nm | 32 nm | 22 nm |
| MPU / ASIC ½ Pitch (nm) | 150 | 130 | 90 | 65 | 45 | 32 | 22 |
| MPU Printed Gate Length (nm) | 90 | 75 | 53 | 35 | 25 | 18 | 13 |
| MPU Physical Gate Length (nm) | 65 | 53 | 37 | 37 25 | | 13 | 9 |
| Leading Edge Tool Specifications set | Beta Site 90 nm Node | | | | | | |
| 45 nm Node Metrology R Materials available 10 nm structures difficult to | R&D 65 nm Node Early R&D 45 nm Node | ¢ | | | | | |
| | | | • | S | | TECH | I |

Process control Is based on Statistical Significance

If Distribution is Centered

What are you Measuring?

single value from distribution

AGENDA

- The ITRS Challenge
- Litho Processes and Metrology
- FEP Processes and Metrology
- Interconnect Processes and Metrology
- Materials Characterization

Litho Process and Metrology

CD Control Starts at the Mask

22 nm Node - 2016

Optical Lithography Feature Size vs Wavelength

| Litho Metrolog | 157 nm | | | | | | |
|--------------------------------------|-----------|------|-------|-------------|-------|-------|--------|
| | 193 nm | | | | EUV | | |
| Technology Node | 130 nm | 90nm | 65 nm | 45 nm | 32 nm | 22 nm | Driver |
| Lithography Metrology | | | | | | | |
| Printed Gate CD Control (nm) | 5.3 | 3 | 2 | 1.5 | 1.1 | 0.7 | MPU |
| Wafer CD 3σ Precision P/T=0.2 | 1.1 | 0.6 | 0.4 | 0.3 | 0.2 | 0.1 | MPU |
| Line Edge Roughness (nm) | 4.5 | 2.7 | 1.8 | 1.3 | 0.9 | 0.65 | MPU |
| Precision for LER | 0.9 | 0.54 | 0.36 | 0.26 | 0.18 | 0.13 | |
| | | | - | Drive laser | ŕ | | |

Physics of Resolution

- **Resolution** $W = k \lambda / NA$
- To print small features use smaller the wavelengths
- Use tricks to Print features sizes close to the wavelength
 - $\boldsymbol{\lambda}$ is the wavelength of the light
 - NA is the numerical aperture
 - **NA** = $\eta sin\theta$ η is index of refraction
 - K is a constant that depends on the process

SEMATECH

See Principles of Lithography, H. Levinson, p 19

Physics of Depth of Focus

• **DoF** = $k_2 \lambda / (NA)^2$ $\lambda >>$ feature size

- To print small features use smaller the wavelengths
- Use tricks to Print features sizes close to the wavelength

 $\boldsymbol{\lambda}$ is the wavelength of the light

NA is the numerical aperture

NA = η sinθ η is index of refraction

K is a constant that depends on the process

See The Rayleigh Depth of Focus, C. Mack, Microlithography World: Feb 2004

Tricks to extend Optical Lithography Mask features that do not print

Immersion LENS

- Change NA by changing refractive index from air $\eta = 1$ to water $\eta = 1.46$
- Extends 193 nm Litho to smaller feature sizes W(immersion)/W(dry) = 1/1.46 ~ 0.7
- DoF(immersion)/DoF (dry) at 193 nm

See The Rayleigh Depth of Focus, C. Mack, Microlithography World: Feb 2004

Low Energy SEM for CD Measurements

Thanks to David Joy SEMATECH

Limits of SEM for CD Measurements

Loss of Depth of Field

DoF = (resolution)/(convergence angle)

Thanks to David Joy

Challenges: Round Top Resist & LER

Ultra Low Voltage CD-SEM

Thanks to Neal Sullivan of Schlumberger

Lithography CD Metrology Improve CD-SEM thru 65 nm node

High Voltage CD-SEM

Comparison of conventional SE (left) and Low Loss (right) images of copper interconnects. Note the greatly enhanced surface detail and lack of edge brightness in the Low Loss image.

Low loss detector

Micrograph courtesy of O C Wells

Figures from David Joy

3D CD Metrology SEM – Scatterometry – CD-AFM

Commercially available

Software comparison of top down line scan of edge to golden image

Tilt Beam SEM

Scatterometry

CD-AFM

Dual Beam FIB (destructive)

Software to convert top down image to 3D image

Scatterometry for CD Measurements

Real Time Calculation of line width & shape Eliminates Libraries

CD-AFM Limited by Probe Tip

Carbon Nanotube Probe tips

Average vs Individual

- CD-SEM measures one line at a time
- Scatterometry gives an average over many lines
- Reports indicate a large number (80 different lines) CD-SEM measurements in test area required to match scatterometry average
- Lose individual line information

AGENDA

- The ITRS Challenge
- Litho Processes and Metrology
- FEP Processes and Metrology
- Interconnect Processes and Metrology
- Materials Characterization

Front End Processes & Metrology

FEP : High κ Metrology

| Technology Node | 130 nm | 90nm | 65 nm | 45 nm | 32 nm | 22 nm | Driver |
|---|---------|---------|---------|---------|---------|---------|--------|
| Front End Processes Metrology | | | | | | | |
| High Performance Logic EOT equivalent oxide thickness (EOT) nm | 1.3-1.6 | 0.9-1.4 | 0.6-1.1 | 0.5–0.8 | 0.4–0.6 | 0.4–0.5 | MPU |
| Logic Dielectric EOT Precision 3σ (nm) | 0.005 | 0.004 | 0.0024 | 0.0024 | 0.0016 | 0.0016 | MPU |
| Metrology for Ultra-Shallow Junctions at Channel Xi (nm) | 26 | 14.8 | 10 | 7.2 | 5.2 | 3.6 | MPU |

High k near UV light absorption Makes thin interfacial layer difficult to measure

"Out of the Furnace" High D_{it} = Error in EOT

Optical/X-ray vs Electrical Measurement

C-V Structures receive Further Processing Optical thickness vs electrical EOT

Capacitance of a very thin interface can have big effect

SPC requires measurement to Average Gate Dielectric over large area

2002 ALMC concensus method for TEM

New Optical Models for higher κ

In-Line Metrology Suppliers continue to use older damped oscillator models

Simplified X-ray Path for X-ray reflectometer

Extra reflection from SOI Wafers Impacts Optical Measurements and Light Scattering

Quantum confinement for sub 20 nm silicon Need SOI Optical Constants

AGENDA

- The ITRS Challenge
- Litho Processes and Metrology
- FEP Processes and Metrology
- Interconnect Processes and Metrology
- Materials Characterization

Interconnect Processes & Metrology

Pattern Low κ Control Line width/depth and shape

Low k / barrier etch stop / low k

Gaps in Interconnect Metrology

| Technology Node | 130 nm | 90nm | 65 nm | 45 nm | 32 nm | 22 nm |
|---|-------------------|-------------------|------------------|-------------------|-------------------|-------|
| Interconnect Metrology | | | | | | |
| Barrier layer thick (nm) process range (±3 σ) Precision 1 σ (nm) | 13 20% 0.04 | 10 20% 0.03 | 7 20% 0.02 | 5 20% 0.016 | 4 20% 0.013 | |
| Void Size for 1% Voiding in Cu Lines | 87 | 52 | 37 | 26 | 18 | 12 |
| Detection of Killer Pores at (nm) size | 6.5 | 4.5 | 3.25 | 2.25 | 1.6 | 1.1 |

- VOID Detection in Copper lines
- Killer Pore Detection in Low $\boldsymbol{\kappa}$
- Barrier / Seed Cu on sidewalls
- Control of each new Low κ

R-C test structures of new low κ **Prior to manufacture**

սուսու

Resistance Test

Capacitance Test

XRR for low κ **process control**

Pore Size Distribution Diffuse (small angle) x-ray scattering

AGENDA

- The ITRS Challenge
- Litho Processes and Metrology
- FEP Processes and Metrology
- Interconnect Processes and Metrology
- Materials Characterization

Method Dependent Observation of Film Properties

TEM Imaging of the Interface

TEM of thin gate dielectric Simulation and Experimental Data show ADF-STEM and HR-TEM give same thickness

Consensus method uses 50 nm thick sample & ADF-STEM

INTERNATIONAL SEMATECH

Thanks to Dave Muller

Local Electrode Atom Probe

Metrology & New Structures

Memory

| STORAGE MECHANISM | BASELINE 2002 TECHNOLOGIES | | BASELINE 2002 TECHNOLOGIES | | BASELINE 2002 TECHNOLOGIES MAGNETIC RAM | | PHASE CHANGE MEMORY | NANO FLOATING GATE MEMORY | SINGLE/FEW ELECTRON MEMORIES | MOLECULAR MEMORIES |
|----------------------|-------------------------------|-----------|-------------------------------|--------------------------------|--|---|------------------------|--|------------------------------------|-----------------------|
| | | | | | | Gab Engrisered barrier Si | | 0-6-0- 0-6-0-0 0-6-0-0 | | |
| DEVICE TYPES | DRAM | NOR FLASH | PSEUDO- SPIN- VALVE | MAGNETIC TUNNEL JUNCTION | OUM | -ENGINEERED TUNNEL BARRIER -NANOCRYSTAL | SET | -BISTABLE SWITCH -MOLECULAR NEMS -SPIN BASED MOLECULAR DEVICES | | |

Logic

| | | 1 - - - - | * | •••• •••• | CEREREI D | -0-0- |
|--------|-----------------------------------|----------------------------------|--|----------------------------------|---------------------|------------------------------|
| Device | Resonant Tunneling Diode – FET | Single Electron Transistor | RAPID SINGLE Quantum Flux Logic | Quantum Cellular Automata | NANOTUBE Devices | Molecular Devices |
| Types | 3-terminal | 3-terminal | Josephson Junction +inductance Ioop | -Electronic QCA -Magnetic QCA | FET | 2-terminal and 3-terminal |

Metrology & Molecular Electronics

James Heath, Fraser Stoddart, and Anthony Pease

Metrology & Molecular Electronics

Paul Weiss's Group – STM of Conductance Switching

Nanowire Transistors and Interconnect

10 nm p-Si core diameter & 10 nm i- Ge layer

L.J. LAUHON, M.S. GUDIKSEN, D. WANG & CHARLES M. LIEBER Nature 420, 57 - 61 (2002) INTERNATIONAL SEMATECH

Conclusions

- There are many opportunities for the Physics Community in the area of future IC technology
- Nanoelectronics is here!
- Metrology is a Key Enabler!

Use of HRTEM for Calibration High Resolution TEM (Phase Contrast) has a ~ 10% error for Thickness Determination Due to Cs

| Specimen Thickness A | Specimen Tilt (mrad) | Defocus | Cs (mm) | Oxide Model Thickness | Oxide Measured Thickness | % Error |
|----------------------------|-------------------------|---------|------------|-----------------------------|--------------------------------|------------|
| 154 | 0 | -425 | 0.5 | 10.56 | 9.84 | -6.8 |
| 154 | 0 | -156 | 0.5 | 10.56 | 11.4 | 8 |
| 154 | 0 | -20 | 0.5 | 10.56 | 10.44 | -1.1 |
| 154 | 12.6 | -425 | 0.5 | 10.56 | 9.12 | -13.6 |
| 154 | 25 | -425 | 0.5 | 10.56 | 10.68 | 1.1 |
| 154 | 0 | -425 | 0.5 | 10.56 | 8.88 | -15.9 |

HRTEM Image Simulations for Gate Oxide Metrology

S. Taylor, J. Mardinly, M.A. O'Keefe, and R. Gronsky

Characterization and Metrology for ULSI Technology 2000

